ISQED05 Final Program
CONFERENCE AT A GLANCE
Date
Time
Design of sub-90nm CMOS Circuits and Design Methodologies
Package-Chip Co-Design – Strategies & Challenges
Room: San Carlos/San Juan
Monday 3/21/05
9:00am-5:00pm
6:30pm-8:30pm
Evening Panel Discussion EP1
IP Creation and Use
What roadblocks are ahead or it is just clear and bumpy road?
Tuesday 3/22/05
8:30am-10:15am
PLENARY SESSION 1P
Keynote Speeches by:
10:15am-10:30am
Morning Break
10:30am-12:00pm
Session 1A Tools and Flows for Quality Design
Room: San Carlos
Session 1B High Level Power/Noise Reduction Techniques
Room: San Juan
Session 1C Leakage and Dynamic Power Issues
Room: San Martin
Session 1D Poster
City Foyer
12:00pm-1:00pm
ISQED LUNCHEON (Sponsored by Synopsys)
Committee Recognition Awards
Best Paper Awards (Sponsored by Synopsys & Magma Design Automation)
IP Quality: A Design, not a Verification Problem
Michael Keating
1:00pm-3:05pm
Session 2A Test Application and Cost Reduction
Session 2B DFM and Physical Layout
Session 2C Performance and Reliability Analysis for Yield Optimization
3:05pm-3:15pm
Afternoon Break
3:15pm-5:15pm
Session 3A Functional Verification and Test Generation
Session 3B Power Delivery and Distribution
Session 3C Quality System Level Design and Synthesis
5:15pm-6:50pm
Session 4A DFM for Circuit Design
Session 4B Leakage and Reliability Management
Session 4C Analog Test and BIST
7:00pm-9:00pm
Evening Panel Discussion EP2
Breakthroughs and Barriers in Nanoelectronics - Can we build systems with nano devices?
Wednesday 3/23/05
SESSION 5A Design Methods and Tools in DSM
SESSION 5B Design Techniques for Leakage Reduction
SESSION 5C Variability Issues in Nanoscale Circuits
LUNCH BREAK
SESSION 6A Issues in Noise and Timing
SESSION 6B Design Approaches for System in Package (SiP)
SESSION 6C DSM Interconnect Issues
3:05pm-3:30pm
3:30pm-5:35pm
SESSION 7A Advances in Floor Planning
SESSION 7B Issues in On-Chip Communication and Analog/RF Designs
SESSION 7C Robust Design under Parameter Variations
PDF Version
International Society for Quality Electronic Design (ISQED Org.) Copyright © 1998-2005 ISQED. All rights reserved. Revised: August 07, 2005
